XC2S100E-6FT256C

XC2S100E-6FT256C - Spartan-IIE FPGA - Xilinx, Inc

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~1.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~1.00

PartNumber:: XC2S100E-6FT256C

Brand:: Xilinx, Inc - Xilinx | Pack: DIP | D/C: 06+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Lily Zeng 's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-04-24

From Other Seller

Part Number:XC2S100E-6FT256C
US $1.00 - 1.00
EKZE250ELL152MK25S

US $0.10 - 1.00 / Piece
(0) Remove
IRF3205

US $0.80 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC2S100E-6FT256C is a member of the Xilinx Automotive (XA) Spartan-IIE 1.8V Field-Programmable Gate Array family specifically designed to meet the needs of high-volume, cost-sensitive automotive electronic applications. The family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The five-member family offers densities ranging from 50,000 to 300,000 system gates.

Parametrics

Absolute maximum ratings: (1)VCCINT, Supply voltage relative to GND: –0.5 to 2.0 V; (2)VCCO, Supply voltage relative to GND: –0.5 to 4.0 V; (3)VREF, Input reference voltage: –0.5 to 4.0 V; (4)VIN, Input voltage relative to GND: –0.5 to 4.05 V; (5)VTS, Voltage applied to 3-state output: –0.5 to 4.0 V; (6)TSTG, Storage temperature (ambient): –65 to +150 ℃ ; (7)TJ, Junction temperature: +135 ℃ max.

Features

Features: (1)Second generation ASIC replacement technology: Densities as high as 5,292 logic cells with up to 200,000 system gates; Streamlined features based on Virtex FPGA architecture; Unlimited reprogrammability; Very low cost; Cost-effective 0.18 micron process; (2)System level features:Select RAM hierarchical memory:16 bits/LUT distributed RAM; Configurable 4K bit block RAM; fast interfaces to external RAM; Fully PCI compliant; Low-power segmented routing architecture; Full readback ability for verification/observability; Dedicated carry logic for high-speed arithmetic; Efficient multiplier support; Cascade chain for wide-input functions; (3)Versatile I/O and packaging; (4)Core logic powered at 2.5V and I/Os powered at 1.5V, 2.5V, or 3.3V; (5)Fully supported by powerful Xilinx ISE development system.