(Hong Kong)
Product Summary
The SN74LVC1G08DBVR is a single 2-input positive-and gate, which performs the Boolean function Y= A.B or Y =A+B in positive logic. It is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Parametrics
Absolute maximum ratings: (1)Supply voltage range, VCC: –0.5 V to 6.5 V; (2)Input voltage range, VI : –0.5 V to 6.5 V; (3)Voltage range applied to any output in the high-impedance or power-off state, VO: –0.5 V to 6.5 V; (4)Voltage range applied to any output in the high or low state, VO: –0.5 V to VCC + 0.5 V; (5)Input clamp current, IIK (VI < 0) : –50 mA; (6)Output clamp current, IOK (VO < 0) : –50 mA; (7)Continuous output current, IO : ±50 mA; (8)Continuous current through VCC or GND: ±100 mA; (9)Package thermal impedance, θJA (see Note 3): DBV package: 206℃/W; DCK package: 252℃/W; YEA/YZA package: 154℃/W; YEP/YZP package: 132℃/W; (10)Storage temperature range, Tstg: –65℃ to 150℃.
Features
Features: (1)Available in the Texas Instruments NanoStar and NanoFree Packages; (2)Supports 5-V VCC Operation; (3)Inputs Accept Voltages to 5.5 V; (4)Max tpd of 3.6 ns at 3.3 V; (5)Low Power Consumption, 10-μA Max ICC; (6)±24-mA Output Drive at 3.3 V; (7)Ioff Supports Partial-Power-Down Mode Operation; (8)Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II; (9)ESD Protection Exceeds JESD 22: 2000-V Human-Body Model (A114-A); 200-V Machine Model (A115-A); 1000-V Charged-Device Model (C101).
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 SN74LVC1G08DBVR |
Texas Instruments |
Gates (AND / NAND / OR / NOR) Single 2 Input |
Data Sheet |
|
|
||||||||||||
|
SN74LVC1G08DBVRE4 |
Texas Instruments |
Gates (AND / NAND / OR / NOR) Single 2-Input Pos AND Gate |
Data Sheet |
|
|
||||||||||||
|
SN74LVC1G08DBVRG4 |
Texas Instruments |
Gates (AND / NAND / OR / NOR) Single 2 Input |
Data Sheet |
|
|
||||||||||||
